26 research outputs found

    On the Modeling of Electrical Effects Experienced by Space Explorers During Extra Vehicular Activities: Intracorporal Currents, Resistances, and Electric Fields

    Get PDF
    Recent research has shown that space explorers engaged in Extra Vehicular Activities (EVAs) may be exposed, under certain conditions, to undesired electrical currents. This work focuses on determining whether these undesired induced electrical currents could be responsible for involuntary neuromuscular activity in the subjects, possibly caused by either large diameter peripheral nerve activation or reflex activity from cutaneous afferent stimulation. An efficient multiresolution variant of the admittance method along with a millimeter-resolution model of a male human body were used to calculate induced electric fields, resistance between contact electrodes used to simulate the potential exposure condition, and currents induced in the human body model. Results show that, under realistic exposure conditions using a 15V source, current density magnitudes and total current injected are well above previously reported startle reaction thresholds. This indicates that, under the considered conditions, the subjects could experience involuntary motor response

    Admittance Method for Estimating Local Field Potentials Generated in a Multi-Scale Neuron Model of the Hippocampus

    Get PDF
    Significant progress has been made toward model-based prediction of neral tissue activation in response to extracellular electrical stimulation, but challenges remain in the accurate and efficient estimation of distributed local field potentials (LFP). Analytical methods of estimating electric fields are a first-order approximation that may be suitable for model validation, but they are computationally expensive and cannot accurately capture boundary conditions in heterogeneous tissue. While there are many appropriate numerical methods of solving electric fields in neural tissue models, there isn\u27t an established standard for mesh geometry nor a well-known rule for handling any mismatch in spatial resolution. Moreover, the challenge of misalignment between current sources and mesh nodes in a finite-element or resistor-network method volume conduction model needs to be further investigated. Therefore, using a previously published and validated multi-scale model of the hippocampus, the authors have formulated an algorithm for LFP estimation, and by extension, bidirectional communication between discretized and numerically solved volume conduction models and biologically detailed neural circuit models constructed in NEURON. Development of this algorithm required that we assess meshes of (i) unstructured tetrahedral and grid-based hexahedral geometries as well as (ii) differing approaches for managing the spatial misalignment of current sources and mesh nodes. The resulting algorithm is validated through the comparison of Admittance Method predicted evoked potentials with analytically estimated LFPs. Establishing this method is a critical step toward closed-loop integration of volume conductor and NEURON models that could lead to substantial improvement of the predictive power of multi-scale stimulation models of cortical tissue. These models may be used to deepen our understanding of hippocampal pathologies and the identification of efficacious electroceutical treatments

    Wireless Power Transfer: Types of Reflected Impedances and Maximum Power Transfer Theorem

    No full text

    On the Generation of Nondiffracting Beams in Extremely Subwavelength Applications

    No full text

    HIGH-SPEED TRANSCEIVER DESIGN IN CMOS USING MULTI-LEVEL (4-PAM) SIGNALING

    No full text
    The design of a 4 Gbps serial link transceiver in 0.35碌m CMOS process is presented. The major factors limiting the performance of high-speed links are transmission channel bandwidth, timing uncertainty and on-chip frequency limitations. The design uses a combination of multi-level signaling (4-PAM) and transmit pre-emphasis to overcome the channel low-pass characteristics. High on-chip frequency signals are avoided by multiplexing and de-multiplexing the data directly at the pads. Timing recovery is done through over-sampling the data using multi-phase clocks generated from a low-jitter PLL. The design achieves a 4 Gbps data transmission rate, with a transmit data jitter of 53.2 ps (p-p), while consuming 879.4 mW of power from a 3.3 V supply
    corecore